Digital Circuit Design (DCD) Lecture 5 – Flip-Flops and Related Devices (Part I)

Content

5-1 NAND Gate Latch

5-2 NOR Gate Latch

5-3 Troubleshooting Case Study

5-4 Digital Pulses

5-5 Clock Signals and Clocked Flip-Flops

5-6 Clocked S-R Flip-Flop

5-7 Clocked J-K Flip-Flop

5-8 Clocked D Flip-Flop

5-9 D Latch (Transparent Latch)

5-10  Asynchronous Inputs

5-11  IEEE/ANSI Symbols

5-12  Flip-Flop Timing 

Considerations

5-13  Potential Timing Problem in 

FF Circuits

5-14  Flip-Flop Applications

5-15  Flip-Flop Synchronization

LINK DOWNLOAD

Content

5-1 NAND Gate Latch

5-2 NOR Gate Latch

5-3 Troubleshooting Case Study

5-4 Digital Pulses

5-5 Clock Signals and Clocked Flip-Flops

5-6 Clocked S-R Flip-Flop

5-7 Clocked J-K Flip-Flop

5-8 Clocked D Flip-Flop

5-9 D Latch (Transparent Latch)

5-10  Asynchronous Inputs

5-11  IEEE/ANSI Symbols

5-12  Flip-Flop Timing 

Considerations

5-13  Potential Timing Problem in 

FF Circuits

5-14  Flip-Flop Applications

5-15  Flip-Flop Synchronization

LINK DOWNLOAD

Chuyên mục: C. Bài giảng C. Bài giảng kỹ thuật